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Abstract
This paper presents a novel design calculation scheme for low voltage Modular Multilevel Converters.
One of the most important design values is to estimate the lifetime of the electrolytic cell capacitor.
Therefore, a novel calculation method for the arm capacitor root mean square current is presented. Ad-
ditionally, a new algorithm to estimate the power losses without a detailed simulation of the switching
events is introduced. The results from these calculations are used to construct a low voltage Modular






































































































Fig. 1: Modular Multilevel Converter (MMC) with series connected full-bridge MMC cells fed by a
push-pull converter [1]
Fig. 1 shows the square-wave powered 1AC-3AC Modular Multilevel Converter (MMC) [1]. This topol-
ogy is used as a universal 3AC voltage source from 0Hz up to 1kHz and its applications are e.g. power
grid emulation [2] and Power Hardware-in-the-Loop emulation [2]. The MMC is fed by a push-pull
converter with a square-wave voltage via a medium frequency (MF) transformer for galvanic isolation.
The input current of the MMC is controlled in a trapezoidal manner to achieve zero current switching at
the push-pull-converter. The MMC converts the power into a three phase output voltage with adjustable
amplitude and frequency. The output voltage contains very low harmonics due to the multilevel topology
and is well-suited for generating sinusoidal output voltages.
The core component of a square-wave powered 1AC-3AC Modular Multilevel Converter is a full-bridge
cell (see Fig. 1). The cell for a low voltage prototype consists of the following power electronic parts:
A cell capacitance implemented as an electrolytic capacitor and an H-bridge built with MOSFETs. The
main task is to determine the capacitance and the root mean square (RMS) current of the cell capacitor to
select the components. Furthermore, the currents and voltages of the MOSFETs must be determined to
estimate the cooling effort. The referred values will be calculated in this paper over the complete output
operating area.
In [3] the MMC for HVDC transmission is investigated regarding the arm energy variations with fixed
voltages at the DC and AC side. For asymmetric grid voltages the arm energy variations are studied in
[4]. For varying output voltages and phase angles the arm energy variations are calculated in [5]. In the
literature, to the best knowledge of the author of this article, no RMS current of the cell capacitor for
MMCs has been calculated. In [6] an average loss calculation for MMCs with a high cell number per
arm is presented.
The fundamentals of the operation of the MMC are shown in Section 1. The calculation of relevant cell
quantities is explained in Section 2. Comparison between calculation and simulation are presented in
Section 3. Section 4 shows the designed cell and Section 5 summarizes the calculation scheme.
1 Fundamentals
The MMC consists of three phases [1]. Each phase has an upper arm p, a lower arm n and a coupled
inductor L. Every arm consists of N series-connected cells (z = cell number, z ∈ {N|1 ≤ z ≤ N}). All
cells contain an H-bridge with a cell capacitor Cxyz and can generate the voltages 0V, +uCxyz, −uCxyz
(upper or lower arm: x ∈ {p,n}, number of phase: y ∈ {1,2,3}). Every arm is able to generate a variable









uCxyz = uCxy (1)
uCxy is the arm capacitor voltage of the arm xy which equals the sum of all cell capacitors in this




Cxy ·u2Cxy (2) wCxy = w̄C + w̃Cxy = w̄C +
∫
pxy dt (3)
with Cxy = Cxyz/N as resulting arm capacitance. Since there are only capacitors and no power sources in
each arm, the arm energy wCxy can only be influenced by the arm power pxy = uxy · ixy. The arm energy
wCxy can be split according to eq. (3) into a constant average value w̄C and a time-dependent value w̃Cxy.
The average of pxy must be zero to keep a constant average arm energy and, therefore, a constant arm
capacitor voltage uCxy. For energy balancing a cascaded control system is implemented, see [1].
Each arm is described by its arm voltage uxy and arm current ixy because each arm is a two terminal
network regarding the power connections. To perform the cell dimensioning the analytical expressions










+ ieα · fT (5)
ûe represents the amplitude of the MMC input voltage, uLp1 is the arm inductor voltage, ua1 is the output
voltage of phase 1, ua0 is the output voltage zero component. îe0 is the amplitude of the MMC input
current, ia1 is the output current of phase 1 and ieα is an internal balancing current, see [1].
The function fS defines a square wave with amplitude of 1 and the function fT defines a trapezoidal wave
with the amplitude of ξT, see Fig. 2. ϕT defines the duration for the current reversal and depends on
the dynamic performance of the current control. ξT is a correction factor to compensate the transferred





Fig. 2: Definition of fS as a square wave (a) and fT as a trapezoidal wave (b)
2 Cell Dimensioning
This Section presents a calculation method for designing cells for MMCs. First, the arm energy variation
is calculated. This is the most essential quantity during the operation of the MMC because this specifies
the amount of the arm capacitance that is needed for operation. Then the occurring arm capacitor RMS
current is calculated which defines the lifetime of the capacitor. For power loss estimation in the switches
the arm RMS current and a new calculation scheme for switching losses is given.
For the prototype the parameters in Table I are chosen. The parameters which define the cells are calcu-
lated over the complete output operating area, which means that ûa, îa, ϕa and fa are free to choose and
independent from each other.
Table I: Parameters for prototype
Symbol Value Description
ûe 700V input voltage
fe 1.25kHz input frequency (square wave)
Sa 0kVA .. 50kVA range of output apparent power
ûa 0V .. 325V range of output voltage amplitude
îa 0A .. 102A range of output current amplitude
fa −1kHz ..+1kHz range of output frequency
ϕa −π ..+π range of angle between output voltage and current
ϕT π/2 angle for current reversal
ξT 4/3 = 1.3̄ correction factor for trapezoidal quantities
The following assumptions for the calculations are made: The resistor voltages are neglected, the output
voltages and currents are sinusoidal and symmetric and no zero voltage component ua0 at the output is
used. Additionally, a cascaded control system for energy balancing is assumed, see [1].
For cell dimensioning it is sufficient to consider only one arm of the six arms due to symmetrical reasons:
First, the upper and lower arms are equally loaded due to the AC input voltage. Second, all three phases
are identically loaded but displaced by 120◦. Due to the cell balancing algorithm it is ensured that each
cell in the arm is loaded equally and the calculations can be performed with arm quantities.
The output side for arm p1 is defined with the following equations:
ua1 = ûa · cos(γa) (6) ia1 = îa · cos(γa−ϕa) (7) γa = 2π · fa · t (8)
ûa is the amplitude of the output voltage, îa is the amplitude of the output current, γa is the angle of the
output voltage and ϕa is the angle between the output voltage and output current.
Two different modes, a low frequency (LF) output mode and a high frequency (HF) output mode, must
be distinguished depending on the output frequency. During low frequency output an additional internal
balancing current ieα is needed to limit the occurring arm energy variation of the second harmonic of the
output frequency, see [1]:
ieα =
{
0A | fa|  0Hz high frequency (HF) output mode
ûa·îa·cos(2·γa−ϕa)
2·ûe otherwise low frequency (LF) output mode
(9)




· ûa · îa · cos(ϕa) (10)
The subsequent results are shown for full apparent power of the converter because this leads to the worst-
case values of each design value.
2.1 Peak arm values
In this Section the peak arm current and voltage is calculated. These values represent the arm design
parameters and are needed subsequently.
2.1.1 Peak arm current
The peak arm current îxy is calculated according to eq. (11) by applying a worst case calculation with eq.






















2.1.2 Peak arm voltage
In this Section the peak arm voltage ûxy is identified and the average arm capacitor voltage ūC is deter-
mined.
The peak arm voltage ûxy is calculated according to eq. (13) by applying a worst case calculation with
eq. (4) and values from Table I. The peak inductor voltage ûLxy is calculated using eq. (12) with îµ
representing the coupled inductor maximum magnetizing current and Tr as time span to reach 0A during
input current reversal:















· f̂S + ûLxy + ûa + ûa0 =
700V
2
·1+57V+325V+0V = 732V (13)
The arm capacitor voltage uCxy must not fall below the peak arm voltage to ensure proper function of the
converter. The average arm capacitor voltage ūC is set to 960V due to a generic control reserve [1] and
the arm voltage variation ũCxy.
2.2 Arm Energy Variation
In this Section the maximum arm energy variation over the entire operating area is calculated using eq.
(3). A numerical integration is used due to the discontinuities in fS and fT and, therefore, in the arm
power pxy (see. Fig. 2). The arm energy variation ∆W is defined as:
∆W = wCxy,max−wCxy,min (14)
2.2.1 Output frequency unequal zero
The results for the arm energy variation with ûa = 325V and îa = 102A are shown without (Fig. 3a)
and with (Fig. 3b) additional balancing current. Without an internal balancing current an increase of
the arm energy variation ∆W is clearly seen for low output frequencies (| fa| < 300Hz). In contrast,
with an internal balancing current no significant increase for low output frequency occur but in the
area of | fa| ≈ fe/3 an increase of the arm energy variation is noticed. This occurs due to an active power
component in the according arm with a singularity at | fa|= fe/3, see [7]. The highest arm energy variation
of ∆Wmax,6=0Hz ≈ 16J is reached at an output frequency of fa = 1kHz and an output phase angle of
ϕa = ±π/2 during high frequency output mode. This operating point can occur e. g. during the voltage




































(a) without internal balancing current ieα



























(b) with internal balancing current ieα (see eq. (9))
low frequency output mode
Fig. 3: Arm energy variation ∆W over output frequency fa and phase angle ϕa with ûa = 325V and
îa = 102A
2.2.2 Output frequency zero
Fig. 4 shows the arm energy variation at standstill
with fa = 0Hz, ûa = 325V and îa = 102A depend-
ing on the output voltage angle γa and phase an-
gle ϕa. The highest arm energy ∆Wmax,0Hz ≈ 7.2J
variation is observed if the output voltage of the
phase is 0V and the current is in its maximum:
γa =±π/2 and ϕa =±π/2. The other extreme case
is an arm energy variation of 0J if the output cur-
rent is 0A in the according phase.
In this Section the maximum arm energy variation
is calculated and the worst-case operating point
is determined over the complete operating area of
the square-wave powered MMC and occurs at the
highest output frequency with a phase angle of
±π/2. The overall worst case arm energy variation
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Fig. 4: Arm energy variation depending on the
output voltage angle γa and phase angle ϕa at 0 Hz
output frequency with ûa = 325V and îa = 102A
2.3 Arm capacitor RMS current
As shown in Table I the prototype will be used for low voltages. As stated in [8], the minimum foil
thickness of polypropylene is > 4µm and the dielectric strength of polypropylene is > 100kVmm−1
which results in a dielectric strength > 400V for the capacitors. Conversely, this means that low voltage
capacitors have a high volume with respect to the capacitance. For this reason the prototype will be built
with electrolytic capacitors and, therefore, the root mean square (RMS)-current of the capacitor must be
calculated to estimate its lifetime.
The RMS capacitor current for one cell is determined using the cell schematic, see Fig. 5a. The switches
T1-T4 represent the H-bridge. uCxyz defines the cell capacitor voltage, iCxyz the cell capacitor current,
ixy the arm current and uxyz the cell voltage at the power connections. To generate an arbitrary output
voltage uxyz a pulse-width modulation (PWM) is utilized which leads to the cell capacitor current iCxyz
depending on the arm current ixy and the duty cycle d = tonTp =
|uxyz|
uCxyz




















Fig. 5: a) Schematic of one cell, b) capacitor current iCxyz depending on duty cycle and arm current ixy
cell capacitor during one switching period Tp is calculated according to eq. (15) assuming ixy is constant









































The transition from cell quantities to arm quantities can be conducted under the following two prereq-
uisites: First, a cell balancing algorithm is used and second, all cells have an identical design. This
prerequisites leads to a equally distributed cell capacitor burden, see [9]. The RMS current of the arm




















i2xy · |uxy|dt (17)
Assuming that w̄C w̃xy and, therefore, ūC ũCxy (see Section 4), the arm capacitor voltage variation
can be neglected and eq. (17) is approximated.
The resulting arm capacitor RMS currents are shown in Fig. 6. For an output frequency unequal zero
the RMS current can be read from Fig. 6a with its maximum RMS current of ≈ 22A if no balancing
current is used and only reactive power is transferred. The overall maximum RMS current is ≈ 31A
during standstill (see Fig. 6b) at γa =±π/2 and ϕa =±π/2.
2.4 Arm RMS current
In this Section the arm RMS current is calculated which is needed to design the required cable cross-








The resulting arm RMS currents are shown in Fig. 7. The maximum arm RMS current is Ixy,max ≈ 48A
and occurs at fa 6= 0Hz and enabled balancing current, see Fig. 7a. During standstill the maximum arm






























(a) arm capacitor RMS current depending on the phase
angle. Results for no balancing current (blue) and with
balancing current (red) is shown for fa 6= 0Hz.
-π -1/2π 0 1/2π π
































(b) arm capacitor RMS current depending on the output
voltage angle and phase angle with balancing current
for fa = 0Hz.
Fig. 6: Arm capacitor RMS current with ûa = 325V and îa = 102A
RMS current rises up to Ix1,max ≈ 72A, see Fig. 7b.


















(a) arm RMS current depending on the phase angle.
Results for no balancing current (blue) and with bal-
ancing current (red) is shown for fa 6= 0Hz.
-π -1/2π 0 1/2π π






























(b) arm RMS current depending on the output voltage
angle and phase angle with balancing current for fa =
0Hz.
Fig. 7: Arm RMS current with ûa = 325V and îa = 102A
Comparing Fig. 6a and 7a it is clearly seen, that an additional internal balancing current leads to an
increase of the arm RMS current but also to a decrease of the arm capacitor RMS current.
2.5 Cell losses
In this Section a calculation scheme for cell losses is given. The approach is separated into the calculation
of conduction losses and switching losses. The results are used to estimate the cooling effort of the cell.
2.5.1 Conduction losses
Within this Section the occurring conduction losses in the cell is calculated. As this prototype will be
used for low voltages, MOSFETs will be used as cell switches (see Fig. 5a). During steady state, only
one MOSFET per half-bridge is switched on, e. g. either T1 or T3. During deadtime both MOSFETs in a
half-bridge are off and the diode is conducting. This case is neglected because the deadtime is relatively
short compared to the pulse period. For the calculation it is assumed, that always exactly one MOSFET
per half-bridge is conducting. The conduction losses PM,cond are then calculated using eq. (19) with the
RMS drain current I2D and the MOSFET dependent drain-source resistance RDS,on:
PM,cond = I2D ·RDS,on (19)
Due to the series connection of the cells in each arm the drain RMS current ID equals the arm RMS
current Ixy.
2.5.2 Switching losses
This Section describes a novel switching loss calculation method for modular multilevel converter arms
without the need for a switching model. To determine the switching losses, first the four different switch-
ing energies (MOSFET turn-on energy EM,on(uDS, iD), turn-off energy EM,off(uDS, iD), diode turn-on en-
ergy ED,on(uDS, iD) and turn-off energy ED,off(uDS, iD)) must be calculated from the MOSFET datasheet
values depending on the switch voltage uDS and current iD, see [10]. Due to the fact, that at each
switching instance either a MOSFET is switched on and a diode is switched off or a diode is switched
on and a MOSFET is switched off, the energies can be summarized to E1(uDS, iD) = EM,on(uDS, iD)+
ED,off(uDS, iD) and E2(uDS, iD) = EM,off(uDS, iD)+ED,on(uDS, iD).
Each change of the cell output voltage leads to a switching energy, summarized in Table II. State de-
scribes the transition from the previous state to the new state: State 0 occurs if the switches T1 and T2
or T3 and T4 are switched on which leads to uxyz = 0V. State + occurs if the switches T1 and T4 are
switched on which leads to uxyz = +uCxyz. State − occurs if the switches T2 and T3 are switched on
which leads to uxyz =−uCxyz. The number of the occurring switching energy is shown in the columns E1
and E2 and, if applicable, a condition depending on the current sign.
Table II: Number of switching energy (E1 and/or E2) depending on the switch event and current sign
state E1 E2 state E1 E2 state E1 E2
0→ 0 0 0 +→ 0 1; ixy > 0 1; ixy < 0 -→ 0 1; ixy < 0 1; ixy > 0
0→ + 1; ixy < 0 1; ixy > 0 +→ + 0 0 -→ + 2; ixy < 0 2; ixy > 0
0→ - 1; ixy > 0 1; ixy < 0 +→ - 2; ixy > 0 2; ixy < 0 -→ - 0 0
Table II is used in conjunction with the cell output voltage from the previous and the actual control pe-
riod. To obtain the cell voltages, a complete modular multilevel converter arm must be considered due to
the impact of the sorting algorithm. The sorting and selection algorithm is responsible for choosing the
specific cells in a converter arm during each control period. As there are different types of sorting algo-
rithms, for this consideration the algorithm presented in [9] is used: In case of a positive arm power the
sorting algorithm selects the cells with the lowest voltage first and vice versa during each control period.
This leads to a continuous balancing of the cell voltages per arm and obtains the best homogenization of
the cell voltages but also the highest amount of switchings in each cell occurs. This leads to a worst-case
estimation of the switching losses. The cell voltages for the sorting algorithm are provided by the cell
model in eq. (20) with uxyz as the cell output voltage, w̄Cxyz as the average cell capacitor energy and Cxyz







uxyz · ixy dt + w̄Cxyz
)
(20)
The selection algorithm then chooses the required number of cells depending on the output of the sorting
algorithm and the arm voltage. N−1 cells are either completely switched off (uxyz = 0V) or on (uxyz =
±uCxyz). One cell generates an arbitrary output voltage utilizing a PWM. The overview of the arm model
is shown in Fig. 8.
Using the set point cell voltage uxyz from the previous and actual control period the occurring switching
transitions in each control period are derived by using Table II and are converted into the switching
energy by accumulating EM,sw = E1(uDS, iD)+E2(uDS, iD) over a complete output period T. The average














Fig. 8: Schematic of the sorting and selection algorithm including cell model
2.5.3 Results
In this Section the overall losses of one cell are shown. The MOSFET IPP075N15N3 G from Infineon
[11] is chosen to calculate specific losses. Due to the peak arm current of îxy ≈ 114A, 2 MOSFETs
are paralleled which leads to a total of 8 MOSFETs per cell. The results from the loss calculations are
shown in Fig. 9. The losses for an operation with fa 6= 0Hz are shown in Fig. 9a. It is observed that there
are different losses for a capacitive respectively inductive load. The reason for this is that the switching
losses are differently splitted between E1 and E2 depending on the phase angle ϕa. During standstill the
overall highest loss of ≈ 47W per cell occur.


























(a) cell losses depending on the phase angle. Results
for no balancing current (blue) and with balancing cur-
rent (red) is shown for fa 6= 0Hz.
-π -1/2π 0 1/2π π

































(b) cell losses depending on the output voltage angle
and phase angle with balancing current for fa = 0Hz.
Fig. 9: Cell losses with ûa = 325V and îa = 102A
3 Simulation results
The prototype is under construction and, therefore, the calculations are compared with a simulation
model built in MATLAB/SIMULINK, see [1]. The comparison is shown in Table III. The following
operating points are chosen: Row 1 is the operating point at the highest arm energy variation during
high frequency (HF) output mode. The operating point with the highest arm capacitor RMS current is
depicted in row 2 and row 3 shows an ohmic load at European grid conditions during low frequency (LF)
output mode.
Table III: Comparison between calculation and simulation for selected operating points
∆W ICxy
Row fa or γa ûa îa ϕa mode calc. sim. calc. sim.
1 fa = 1000Hz 325V 102A π/2 rad HF 16.1J 16.8J 21.8A 21.7A
2 fa = 0Hz; γa = π/2 rad 325V 102A π/2 rad LF 7.2J 7.1J 30.8A 30.7A
3 fa = 50Hz 325V 102A 0 rad LF 3.1J 3.1J 15.0A 15.1A
Table III shows that the calculated and simulated results are well matched and only small deviations
occur despite neglecting the arm inductances and arm resistances in the calculations.
4 Cell Design
The results from Section 2 were used to design the cell (see Fig. 10) for a low voltage MMC prototype
according to Table I. The block diagram of one cell is shown in Fig. 10a. Each cell has a cell capacitance
Cxyz and one H-bridge with MOSFETs. Each MOSFET is driven by a gate driver which in turn is
controlled from a microcontroller per PWM. The microcontroller receives its set point voltage via an
optical receiver from a FPGA and sends the actual cell voltage via an optical transmitter to a FPGA. The
gate drivers, microcontroller and the optical transceivers are self-supplied from the cell capacitor using
















































(b) Final PCB design with 2 cells per PCB
Fig. 10: Designed Cell
The most crucial parts of the cell design are the cell capacitors, MOSFETs and the cooling effort. As-
suming that standstill is a rare operating point, the average of the arm capacitor RMS current is set to
20A (see Fig. 6a, no balancing current). The selected cell capacitors SLPX222M200H9P3 (2200µF,
200V) have a lifetime of 3000h at 45 ◦C ambient temperature and a RMS current of ≈ 9.5A at 1kHz
[12]. For this reason, two capacitors are paralleled to reach a lifetime of ≈ 3000h under full load.
This results in a total of Cxyz = 4400µF cell capacitance respectively to a resulting arm capacitance of
Cxy = 550µF with the number of cells per arm N = 8. This in turn results with ∆Wmax ≈ 16J in a maxi-
mum arm voltage variation of ũCxy,max ≈ 15.3V at an average arm capacitor voltage of ūC = 960V. This
confirms the assumption of ūC ũCxy in Section 2.3. The results show that for a low voltage MMC cell
it is crucial to consider the occurring arm capacitor RMS current rather than the arm energy variation if
electrolytic capacitors are chosen. As MOSFETs IPP075N15N3 G from Infineon are chosen, see Section
2.5.3. As shown in Fig. 10b, 2 cells are assembled per PCB and the MOSFETs are sharing one heat sink.
This leads to a worst-case total power loss of ≈ 94W which must be considered for the cooling design.
As heat sink a LAM 5 K with 24V fan from Fischer Elektronik (see [13]) with≈ 0.3K/W is used which
leads to a decent temperature rise of ≈ 28K. The fan is temperature controlled and is supplied using an
external power supply.
5 Conclusion
In this paper the calculation of the arm energy variation, arm capacitor root mean square (RMS) current
and power losses in the MOSFETs are shown to design a cell for a low voltage Modular Multilevel
Converter (MMC). The cell capacity is determined according the arm energy variation. To estimate
the lifetime of the electrolytic cell capacitors of the low voltage MMC prototype a novel calculation
method for the arm capacitor RMS current is introduced. The calculation show that it is necessary to
pay extra attention to the arm capacitor RMS current to estimate the cell capacitor lifetime rather than
only looking at the arm energy variation. The power losses to estimate the cooling effort are calculated
using a novel method without the need for a detailed simulation of the switching events. The planned
applications, like a Power Hardware-in-the-Loop emulator, require a wide operating range with various
output frequencies including standstill. For this, the results of the arm energy variation, arm capacitor
RMS current and power losses are shown for full output apparent power of the square-wave powered
1AC-3AC MMC. The results were used to design a cell for the square-wave powered 1AC-3AC MMC
low voltage prototype with 50kVA output apparent power and an output frequency range from −1kHz
to +1kHz.
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